

FORM PTO-1390
(REV. 5-93)U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

ATTORNEY'S DOCKET NUMBER

H-914

PCT

TRANSMITTAL LETTER TO THE UNITED STATES
DESIGNATED/ELECTED OFFICE (DO/EO/US)U.S. APPLICATION NO. *(if known, see 37 CFR 1.51)*
09/530490

International Application No PCT/JP97/03969	International Filing Date October 30, 1997	Priority Date Claimed
--	---	-----------------------

Title of Invention SEMICONDUCTOR DEVICE AND PROCESS FOR
MANUFACTURING THE SAME

Applicant(s) for DO/EO/US SEE ATTACHED LIST (T. MIYAMOTO et al)

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:


1. This is a FIRST submission of items concerning a filing under 35 U.S.C. 371.
2. This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371.
3. This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).
4. A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
5. A copy of the International Application as filed (35 U.S.C. 371(c)(2))
 - a. is transmitted herewith (required only if not transmitted by the International Bureau).
 - b. has been transmitted by the International Bureau.
 - c. is not required, as the application was filed in the United States Receiving Office (RO/US).
6. A translation of the International Application into English (35 U.S.C. 371(c)(2)).
7. Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
 - a. are transmitted herewith (required only if not transmitted by the International Bureau).
 - b. have been transmitted by the International Bureau.
 - c. have not been made; however, the time limit for making such amendments has NOT expired.
 - d. have not been made and will not be made.
8. A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).

Items 11. to 16. below concern other document(s) or information included:

11. An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. A FIRST preliminary amendment.
- A SECOND or SUBSEQUENT preliminary amendment.
14. A substitute specification.
15. A change of power of attorney and/or address letter.
16. Other items or information:

[X] LIST OF INVENTORS' NAMES AND ADDRESSES.

422 Rec'd PCT/PTO 28 APR 2000

U.S. Application No. (if known, see 37 CFR 1.51) 09/530490	International Application No PCT/JP97/03969	Attorney's Docket Number H-914	
17. <input checked="" type="checkbox"/> The following fees are submitted:		CALCULATIONS PTO USE ONLY	
<u>Basic National Fee (37 CFR 1.492 (a)(1)-(5)):</u> Search Report has been prepared by the EPO or JPO \$840.00 International preliminary examination fee paid to USPTO (37 CFR 1.482) \$670.00 No international preliminary examination fee (37 CFR 1.482) but international search fee paid to USPTO (37 CFR 1.445 (A)(2)) \$760.00 Neither international examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(A)(2)) paid to USPTO \$ 970.00 International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(2) to (4) \$ 96.00			
ENTER APPROPRIATE BASIC FEE AMOUNT		= \$ 840.00	
Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(e)).		+ \$ 0.00	
Claims	Number Filed	Number Extra	Rate
Total	33 -20 =	13	x \$18.00 \$ 234.00
Independent	5 - 3 =	2	x \$78.00 \$ 156.00
Multiple dependent claim(s) (if applicable)			+ \$260.00 \$ 0.00
TOTAL OF ABOVE CALCULATIONS		= \$ 1,230.00	
Reduction by 1/2 for filing by small entity, if applicable. Verified Small Entity statement must also be filed. (Note 37 CFR 1.9, 1.27, 1.28).		\$ 0.00	
SUBTOTAL		= \$ 1,230.00	
Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(f)).		+ \$ 0.00	
TOTAL NATIONAL FEE		= \$ 1,230.00	
Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property.		+ \$ 0.00	
TOTAL FEES ENCLOSED		= \$ 1,230.00	
		Amount to be: Refunded \$	
		Charged \$	
a. <input checked="" type="checkbox"/> A check in the amount of \$ <u>1,230.00</u> to cover the above fees is enclosed.			
b. <input type="checkbox"/> Please charge my Deposit Account No. 02-1540 in the amount of \$ _____ to cover the above fees. A duplicate copy of this sheet is enclosed.			
c. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 02-1540. A duplicate copy of this sheet is enclosed.			
Note: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.			
SEND ALL CORRESPONDENCE TO: BEALL LAW OFFICES 104 East Hume Avenue Alexandria, Virginia 22301 (703) 684-1120		 Signature <u>John R. Mattingly</u> Name	
		30,293 Registration Number	

09/530490

422 Rec'd PCT/PTO 28 APR 2000

H-914

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of

T. MIYAMOTO et al

Serial No.

Filed: April 28, 2000

For: SEMICONDUCTOR DEVICE AND PROCESS FOR
MANUFACTURING THE SAME

PRELIMINARY AMENDMENT

Assistant Commissioner of Patents
Washington, D.C. 20231

Sir:

Prior to the examination thereof, please amend the
above-identified patent application as follows.

IN THE CLAIMS

Please amend claims 22, 25 and 26 and add new claims 30 -
33 as follows.

22. (Amended) A semiconductor device manufacturing
process as set forth in claim 20 [or 21], further comprising:

 dicing and dividing the chip areas of said
semiconductor wafer into semiconductor chips.

25. (Amended) A semiconductor device manufacturing
process as set forth in claim 20 [or 21], further comprising:

 forming slits in the principal face or back face of
said semiconductor wafer at the boundary of said chip areas,
and forming protective layers in said slits.

26. (Amended) A process for manufacturing a semiconductor device, comprising:

- (a) forming a plurality of semiconductor elements and a plurality of bonding pads over the individual principal planes of a plurality of chip areas of the semiconductor wafer defined by scribe lines;
- (b) forming an elastomer layer over the principal faces of said plurality of chip areas;
- (c) forming through holes in said elastomer layer at positions, as corresponding to said plurality of bonding pads, individually in said plurality of chip areas;
- (d) forming such conductive layers individually in said plurality of chip areas which are formed at their one-end portions over said elastomer layer and connected at their other end portions with the corresponding ones of said bonding pads through said through holes;
- (e) forming bump electrodes individually in said plurality of chip areas which are connected with the one-end portions of said conductive layers; and
- (f) cutting said semiconductor wafer along said scribe lines to form over its principal face a plurality of semiconductor chips having said elastomer layers, said conductive layers and said bump electrodes.

DRAFTING STANDARDS

--30. A semiconductor device comprising: a semiconductor wafer having a plurality of semiconductor chip forming areas defined by scribe lines and having a plurality of semiconductor elements and a plurality of bonding pads formed on the principal faces thereof; an elastic insulating film formed on the principal faces of said semiconductor chip forming areas and having through holes at positions corresponding to said plurality of bonding pads; a plurality of conductive layers having their one-end portions thereof formed on said insulating film while the other end portions thereof are electrically connected to said plurality of bonding pads corresponding thereto through said through holes; and a plurality of bump electrodes formed on the one-end portions of said plurality of conductive layers and electrically connected to said plurality of bonding pads corresponding thereto through said conductive layers.--

--31. A semiconductor device as set forth in claim 30, characterized in that a plurality of semiconductor chips are supplied by cutting said semiconductor wafer along said scribe lines.--

--32. A semiconductor device as set forth in claim 30, characterized in that said conductive layer includes the Au bump electrodes individually formed on the surfaces of said


plurality of bonding pads and wiring layer formed over said Au bump electrodes.--

--33. A semiconductor device as set forth in claim 30, characterized in that said bump electrodes are solder bump electrodes, respectively.--

REMARKS

Examination is requested.

Respectfully submitted,


John R. Mattingly
Registration No. 60,293
Attorney for Applicant(s)

BEALL LAW OFFICES
104 East Hume Avenue
Alexandria, Virginia 22301
(703) 684-1120
Date: April 28, 2000

09/530490
422 Rec'd PCT/PTO 28 APR 2000

H-914
319702046US1M

LIST OF INVENTORS' NAMES AND ADDRESSES

Toshio MIYAMOTO, Kokubunji, JAPAN;

Ichiro ANJO, Koganei, JAPAN;

Junichi ARITA, Musashimurayama, JAPAN;

Shuji EGUCHI, Tokai, JAPAN;

Makoto KITANO, Tsuchiura, JAPAN;

Masaharu KUBO, Hachiouji, JAPAN;

Takeshi MUNAKATA, Tokyo, JAPAN;

Takuya FUKUDA, Kodaira, JAPAN.

09/530490
422 Rec'd PCT/PTO 28 APR 2000.
H-914
319702046US1M

United States National Phase Patent Application

Title of the Invention

SEMICONDUCTOR DEVICE AND PROCESS FOR
MANUFACTURING THE SAME

Inventors

Toshio MIYAMOTO,

Ichiro ANJO,

Junichi ARITA,

Shuji EGUCHI,

Makoto KITANO,

Masaharu KUBO,

Takeshi MUNAKATA,

Takuya FUKUDA.

37/PACT

09/530490

422 Rec'd PCT/PTO 28 APR 2000

S P E C I F I C A T I O N

TITLE OF THE INVENTION

5 Semiconductor Device and Process for
Manufacturing the Same

TECHNICAL FIELD

The present invention relates to a semiconductor device and a process for manufacturing it and, more 10 particularly, to a technique which is effective when applied to a chip size package (Chip Size Package: CSP) type semiconductor device having a semiconductor chip packaged on a substrate through bump electrodes.

15 BACKGROUND ART

The BGA (Ball Grid Array) type LSI package, in which a semiconductor device is packaged in a flip chip over a substrate by using ball-shaped bump electrodes mounted over electrodes (or pads), is 20 frequently employed not only as the package for packaging the logic LSI having many I/O (Input/Output) pins but also as the package for packaging the memory LSI, because it can be equipped with many pins while reducing the packaging area.

25 The BGA, as disclosed in USP No. 5,216,278, for

example, is provided with the package structure in which the chip is mounted by the wire bonding method over a package substrate of plastics having bump electrodes of a solder of Pb-Sn alloy on its back

5 face and is sealed with a mold resin.

Thus, the BGA provides a structure in which there

are jointed different kinds of members having

different coefficients of thermal expansion such as

the semiconductor chip made of single crystalline

10 silicon, the package substrate made of plastics (or

ceramics) or the bump electrodes made of the Pb-Sn

alloy solder. As a result, if the semiconductor chip

is repeatedly subjected to the temperature cycle of

heating/cooling steps after the BGA was packaged over

15 the printed-circuit board, the stress is concentrated

at the bump electrodes due to the difference in the

thermal expansion coefficients among the members.

This stress concentration may shorten the bump

lifetime to lower the electric connection reliability

20 or to cause the breakage of the bump electrodes, as

the case may be.

This problem will not be actualized when the bump

electrodes have a relatively large diameter, because

the bump electrodes themselves have a stress absorbing

25 ability of some extent. When the diameter of the bump

electrodes is so small as that of the BGA having many I/O pins or the chip size package (CSP) reduced to substantially the same size as that of the chip, however, a serious problem arises to lower the stress absorbing ability of the bump electrodes. In the design of the BGA or especially the CSP, therefore, design techniques are required for making the individual members of materials having approximate thermal expansion coefficients or for interposing such a member in the gap between the chip and the substrate as will damp and absorb the stress to be applied to the bump electrodes.

Japanese Patent Laid-Open No. 102466/1996 has disclosed a process in which the bump electrodes are formed in a grid shape in the individual chip areas of a semiconductor wafer and in which the wafer is then divided into multiple chips. In this process, first of all, wires, as connected with pads formed in the peripheral edge portion of each chip area of the wafer, are led inside of the chip area. Then, the wafer is coated all over its surface with a cover coat of polyimide or the like. This cover coat is opened into a grid pattern to expose the wires to the outside, and bump electrodes are formed thereover.

After this, the wafer is diced along scribe lines and

divided into multiple chips. According to this manufacture process, the work of arranging the bump electrodes in the grid shape inside of the chip is performed by a wafer process so that the chips having the bump electrodes can be mass-produced.

5 Japanese Patent Laid-Open No. 283843/1989 has disclosed a process in which the wafer is coated on its surface (excepting the area having the bump electrodes) with a thermoplastic resin (e.g., 10 polymethyl methacrylate) for damping the stress to be applied to the bump electrodes and in which the wafer is then diced and divided into multiple chips. This process is advantageous in that the packaged chip can be easily repaired and that no bubble is left in the 15 gap between the chip and the substrate, over the process in which the gap between the chip and the substrate is charged with a resin after the chip was packaged over the substrate through the bump electrodes.

20 Japanese Patent Laid-Open No. 280458/1992 has disclosed an LSI package in which the stress to be generated due to the difference in the thermal expansion coefficient between the chip and the substrate is absorbed and damped by means of a rubbery 25 elastomer (e.g., silicone rubber having a modulus of

elasticity of 100 MPa or less) having projections on its surface, by sealing the chip with the rubbery elastomer. Over the surface of the rubbery elastomer, there are formed wires which are connected at their 5 ends with the pads of the chip and extended at their other ends over the surfaces of the projections. When this package is to be mounted over the substrate, the wires over the surfaces of the projections are soldered to the electrodes of the substrate.

10 Japanese Patent Laid-Open No. 111473/1996 has disclosed a BGA type package in which there is interposed between a chip and bump electrodes an elastomer of low elasticity (e.g., syloxane polymer having a glass transition temperature of -50 °C or 15 less) for damping the stress to be generated due to the difference in the thermal expansion coefficient between the chip and the substrate. This elastomer is adhered to the surface of the chip by means of an adhesive, and the pads of the chip and the bump 20 electrodes are electrically connected through conductors which are buried in the elastomer.

"Nikkei Micro Device" (pp. 92 to 98), as issued by Nikkei BP Co., Ltd. (in October, 1996), has disclosed a (wafer level packaging) process in which 25 an elastic resin layer and a polyimide substrate layer

are laminated on the surface of a wafer so that bump electrodes are connected over Cu wires formed over the polyimide substrate layer and in which the wafer is then diced to manufacture multiple chip size packages (CSP). The pads of the wafer and the wires of the polyimide substrate layer are electrically connected through leads or bonding wires which are buried in the elastic resin layer of the chip surface.

Japanese Patent Laid-Open No. 77138/1990 has disclosed a technique for damping the stress to be applied to bump electrodes of a chip, by connecting the bump electrodes and the electrodes of a substrate through thin, helical wires (as called the "micro leads") having spring properties or a free deformability in all directions including horizontal and vertical direction. The micro leads are formed by laminating a plurality of different kinds of metal films over the substrate by the sputtering method, by etching these metal films into helical patterns and by lifting off the metal film of the lowermost layer.

USP No. 5,476,211 has disclosed a technique in which a wire is bonded at its two ends on a common pad of a chip to form a looped projection to package a semiconductor chip over a substrate through the projection. In another mode of this Laid-Open,

moreover, the wire is bonded at its one end over the pad and is then formed in its entirety into an S-shape or a straight shape so that its other end side is connected with the substrate.

5 Japanese Patent Laid-Open No. 177434/1988 has disclosed a packaging structure in which helical, conductive springs are formed altogether over an insulating sheet and having a height no larger than the minimum transverse size are sandwiched between a

10 bump electrode formed over the pad of a chip and a substrate. The conductive springs are formed by etching a Cu alloy or the like over a thin sheet adhered to the insulating sheet of polyimide and are fixed at their ends on the insulating sheet.

15 According to this packaging structure, the individual back faces of a plurality of chips can be aligned in their heights even if a substrate has a warpage when the chips are packaged over the substrate. As a result, all the chips can be held in close contact

20 with a cooling plate when this cooling plate is arranged on the back faces of the chips.

25 Japanese Patent Laid-Open No. 129772/1997 has disclosed a chip scale package in which the step of assembling a package after a wafer was divided into chips is eliminated by using the back face and side

faces of a chip as a portion of the package and by using a passivation film covering the element forming face of the chip as a portion of the package. This package is manufactured by covering the individual 5 chip areas of the wafer with a two-layered passivation film and by arranging electrodes for connecting bump electrodes thereover in a grid shape. The individual electrodes are electrically connected with the corresponding pads through through holes, which are 10 formed by opening the upper passivation film, and through wires which are formed over the lower passivation film. The wafer is subjected in this state to tests for its function or a burn-in test, before being divided into chips by dicing. After 15 this, the bump electrodes are connected with the electrodes of each chip.

Japanese Patent Laid-Open No. 250498/1996 has disclosed a technique in which bump electrodes are formed at predetermined positions of wires led out 20 from pads without being restricted by the position or spacing of the pads. The wires led out from the pads are covered on their surfaces with a layer insulating layer of photosensitive polyimide so that the bump electrodes are formed through a conductive layer over 25 the wires which are exposed from the openings formed

in the layer insulating layer. According to this structure, the bump electrodes can be formed to an arbitrary height so that the bump lifetime can be prolonged by suppressing the thermal fatigue of the
5 bump electrodes, as might otherwise be caused due to the difference in the thermal expansion coefficients between the chip and the substrate.

We have examined in various manners both the semiconductor device of the prior art, in which the
10 semiconductor chips are flip-chip packaged over the substrate by using the aforementioned bump electrodes, and the process for manufacturing the semiconductor device, and have found out a novel CSP structure having a structure capable of effectively damping and
15 absorbing the stress, as might otherwise be concentrated on the bump electrodes due to the difference in the thermal expansion coefficients between the chip and the substrate, and a process for manufacturing the CSP structure at a reasonable cost.

20 An object of the invention is to provide both a CSP type semiconductor device having a structure capable of effectively damping and absorbing the stress, as might otherwise be concentrated on the bump electrodes, which are the junctions of the
25 semiconductor chip and the substrate, due to the

difference between the thermal expansion coefficients of the two, and a technique for manufacturing the semiconductor device at a reasonable cost.

5 The aforementioned and other objects and novel features of the invention will become apparent from the following description to be made with reference to the accompanying drawings.

DISCLOSURE OF THE INVENTION

10 The representatives of the invention disclosed herein will be briefly summarized in the following.

According to the invention, there is provided a semiconductor device in which an elastomer of low elasticity for damping and absorbing a stress, as 15 might otherwise be concentrated on bump electrodes, is formed over the principal face of a semiconductor chip and in which wires connected with pads are led out to over the upper face of the elastomer through through holes formed in the elastomer and are connected at 20 their one-end portions with the bump electrodes.

There is provided another semiconductor device, in which the wires, as led out to upper face of the elastomer are formed in a curved pattern so that the stress to be concentrated on the bump electrodes may 25 be absorbed and damped by the elastic deformation of

the elastomer and by the extension and contraction of the wires.

According to the invention, there is further provided a process for manufacturing a semiconductor device, in which the step of assembling a package is eliminated by performing the steps up to the connections of the bump electrodes with the wires by a wafer process, by performing a testing of the burn-in in this state and subsequently by dicing and dividing the wafer into chips.

The summary of the invention, as disclosed herein, will be itemized in the following.

1. In a semiconductor device of the invention, an elastomer layer is formed over a plurality of semiconductor elements and bonding pads, which are formed over a plurality of chip areas of the principal face of a semiconductor wafer, and bump electrodes are electrically connected at their one-end portions with said bonding pads through through holes opened in said elastomer and at their other end portions with wires arranged over said elastomer layer.
2. The semiconductor device of the invention is a chip size package type semiconductor device having semiconductor chips obtained by dividing the chip area of the semiconductor wafer.

3. In the semiconductor device of the invention, a protective layer is formed on the side faces of said semiconductor chip.
4. In the semiconductor device of the invention, 5 said wires are formed over one face of an insulating tape jointed to the upper face of said elastomer layer, and said wires and said bonding pads are electrically connected through Au bumps jointed to the upper faces of said bonding pads.
- 10 5. In the semiconductor device of the invention, a plurality of stages of Au bumps are jointed over said bonding pads.
6. In the semiconductor device of the invention, said Au bumps are sealed with a resin filled in the 15 through holes of said elastomer layer.
7. In the semiconductor device of the invention, said elastomer layer is made of either a photosensitive resist applied to the principal face of said semiconductor wafer or a photosensitive film 20 adhered to the principal face of said semiconductor wafer.
8. In the semiconductor device of the invention, said elastomer layer has a modulus of elasticity of 1 to 5,000 MPa.
- 25 9. In the semiconductor device of the invention,

00000000000000000000000000000000
said elastomer layer has a modulus of elasticity of 1 to 1,000 MPa.

10. In the semiconductor device of the invention, said elastomer layer has a modulus of elasticity of about 1 to 500 MPa.

11. In the semiconductor device of the invention, said elastomer layer has a film thickness of 0.005 to 0.15 mm.

12. In the semiconductor device of the invention, 10 said elastomer layer has a film thickness of 0.01 to 0.1 mm.

13. In the semiconductor device of the invention, said elastomer layer has a film thickness of 0.02 to 0.1 mm.

15 14. In the semiconductor device of the invention, said bump electrodes have a spacing larger than that of said bonding pads.

15. In the semiconductor device of the invention, said elastomer layer has an undulated surface.

20 16. In the semiconductor device of the invention, said elastomer layer in the vicinity of said bump electrodes have slits.

17. In the semiconductor device of the invention, the wires arranged over said elastomer layer are formed at 25 least partially to have a curved pattern.

18. In the semiconductor device of the invention, the wires arranged over said elastomer layer are formed at least partially to have a plurality of wires.

19. In the semiconductor device of the invention, the 5 wires arranged over said elastomer layer are oriented at a right angle with respect to the direction joining the bump electrodes connected with said wires and the center of said chip area, and the wires arranged at the peripheral edge portion of said chip area are 10 longer than the wires arranged at the center portion of said chip area.

20. A process for manufacturing a semiconductor device of the invention, comprising:

- (a) forming an elastomer layer over a plurality of 15 semiconductor elements and bonding pads, which are formed in a plurality of chip areas of the principal face of a semiconductor wafer;
- (b) forming through holes over said bonding pads or the electrode wires which are electrically connected 20 with said bonding pads, by opening said elastomer layer;
- (c) forming wires to be electrically connected at their one-end portions with said bonding pads through said through holes and to be arranged at their other 25 end portions over said elastomer layer; and

(d) connecting bump electrodes with the other end portions of the wires arranged over said elastomer layer.

21. A process for manufacturing a semiconductor

5 device of the invention, comprising:

(a) forming an elastomer layer over a plurality of semiconductor elements and bonding pads, which are formed in a plurality of chip areas of the principal face of a semiconductor wafer;

10 (b) forming through holes over said bonding pads or the electrode wires which are electrically connected with said bonding pads, by opening said elastomer layer;

15 (c) jointing an insulating tape having wires on its one face to the upper face of said elastomer layer to connect the one-end portions of said wires and said bonding pads electrically through said through holes; and

20 (d) connecting bump electrodes with the other end portions of the wires arranged over said elastomer layer.

22. The semiconductor device manufacturing process of the invention further comprising: dicing and dividing the chip areas of said semiconductor wafer into 25 semiconductor chips.

23. The semiconductor device manufacturing process of the invention further comprising: making a test prior to dicing and dividing said chip areas into said semiconductor chips, to classify said plurality of 5 chip areas into non-defective and defective ones.

5 chip areas into non-defective and defective ones

24. The semiconductor device manufacturing process of
the invention further comprising: forming a fuse using
at least a portion of the wires arranged over said
elastomer layer, to blow the fuse of the chip areas
which are determined to be defective by said testing.

10 which are determined to be defective by said testing.

25. The semiconductor device manufacturing process of the invention further comprising: forming slits in the principal face or back face of said semiconductor wafer at the boundary of said chip areas, and forming protective layers in said slits.

26. A process for manufacturing a semiconductor device of the invention, comprising:

(a) forming a plurality of semiconductor elements and a plurality of bonding pads over the individual principal planes of a plurality of chip areas defined by scribe lines;

(b) forming an elastomer layer over the principal faces of said plural chip areas;

(c) forming through holes in said elastomer layer at
25 positions, as corresponding to said plurality of

bonding pads, individually in said plurality of chip areas;

(d) forming such conductive layers individually in said plurality of chip areas which are formed at their

5 one-end portions over said elastomer layer and

connected at their other end portions with the

corresponding ones of said bonding pads through said

through holes;

(e) forming bump electrodes individually in said

10 plurality of chip areas as which are connected with

the one-end portions of said conductive layers; and

(f) cutting said semiconductor wafer along said

scribe lines to form over its principal face a

plurality of semiconductor chips having said elastomer

15 layers, said conductive layers and said bump

electrodes.

27. A semiconductor device manufacturing process of

the invention, wherein said elastomer layer is formed

of a photosensitive film, and said through holes are

20 formed by the photolithography technique and the

etching technique.

28. A semiconductor device manufacturing process of

the invention, wherein the step (d) of forming said

conductive layers includes: forming Au bump electrodes

25 over said bonding pads; and forming a wiring layer

over said Au bump electrodes.

29. A semiconductor device manufacturing process of the invention, wherein the step (d) of forming said conductive layers includes; forming a metal layer all over the surface of said elastomer layer including the 5 insides of said through holes; and forming a wiring layer by patterning said metal layer.

BRIEF DESCRIPTION OF THE DRAWINGS

10 Fig. 1 is a perspective view of a semiconductor device according to one embodiment of the invention;

Fig. 2 is a section of the semiconductor device;

Fig. 3 is a section of the semiconductor device packaged over a substrate;

15 Fig. 4 is a perspective view showing the upper face of an insulating tape or a member constructing the semiconductor device;

Fig. 5 is a perspective view showing the lower face of the same insulating tape;

20 Fig. 6 is a top plan view showing a process for manufacturing a semiconductor device according to one embodiment of the invention;

Fig. 7 to 18 are sections showing the process for manufacturing the semiconductor device according 25 to the embodiment of the invention;

Fig. 19 is an overall flow diagram showing the process for manufacturing the semiconductor device according to the embodiment of the invention;

5 Figs. 20 to 23 are sections of semiconductor devices according to other embodiments of the invention;

Fig. 24 is a perspective view of a semiconductor device according to another embodiment of the invention;

10 Fig. 25 is a section of the semiconductor device according to said another embodiment of the invention;

Fig. 26 is a perspective view of a semiconductor device according to another embodiment of the invention;

15 Fig. 27 is a section of the semiconductor device according to said another embodiment of the invention;

Fig. 28 presents top plan views showing the patterns of wires or members constructing the semiconductor device;

20 Fig. 29 is a top plan view showing a process for manufacturing the semiconductor device according to said another embodiment of the invention;

25 Figs. 30 to 38 are sections showing the process for manufacturing the semiconductor device according to said another embodiment of the invention;

Figs. 39 and 40 are sections showing semiconductor devices according to other embodiments of the invention;

Fig. 41 is a top plan view showing a
5 semiconductor device according to another embodiment
of the invention;

Fig. 42 is a section showing the semiconductor device according to said another embodiment of the invention;

10 Fig. 43 is a section showing a semiconductor
device according to another embodiment of the
invention;

Figs. 44 to 48 are sections showing a process for manufacturing the semiconductor device according to said another embodiment of the invention;

Figs. 49 to 51 are sections showing semiconductor device according to other embodiments of the invention;

Fig. 52 is an enlarged top plan view showing a
20 wiring of a semiconductor device according to another
embodiment of the invention;

Figs. 53 and 54 are sections showing methods of testing the semiconductor device according to other embodiments of the invention;

25 Fig. 55 is a top plan view showing a

semiconductor device according to another embodiment of the invention;

Fig. 56 is an enlarged top plan view showing a wiring of the semiconductor device according to another embodiment of the invention; and

Figs. 57 and 58 are sections showing wiring of semiconductor devices according to other embodiments of the invention.

Document S600

10 BEST MODE FOR CARRYING OUT THE INVENTION

The invention will be described in detail in connection with its embodiments with reference to the accompanying drawings. Here, throughout the drawings for explaining the embodiments, the members having identical functions will be designated by the common reference numerals, and their repeated description will be omitted.

Embodiment 1

Fig. 1 is a perspective view showing a CSP (Chip Size Package) according to this embodiment; Fig. 2 is a section of the CSP; and Fig. 3 is a section of the CSP which is packaged over a printed-circuit board.

The CSP of this embodiment is constructed to mainly include: a semiconductor chip 1; an elastomer 2 covering the principal face (or element forming face)

of the semiconductor chip 1; an insulating tape 3 overlying the elastomer 2; a plurality of wires 4 formed on one face (or lower face) of the insulating tape 3; and solder bumps 5 connected with the one-end 5 portions of those wires 4.

The semiconductor chip 1 is made of single crystalline silicon having a thickness of about 0.28 to 0.55 mm, for example, and a surface protecting film (or passivation film) 6, as made of an insulating film 10 such as a silicon oxide film or a silicon nitride film, is formed over the principal face of the semiconductor chip 1. In the peripheral edge portion of the semiconductor chip 1, there are formed a plurality of bonding pads 7. These bonding pads 7 are 15 arranged in one line along the four sides of the semiconductor chip 1, and Au bumps 8 for connecting the bonding pads 7 and the wires 4 electrically are jointed to the surfaces of the individual bonding pads 7.

20 The elastomer 2 covering the principal face of the semiconductor chip 1 is made, for example, of a photoresist of low elasticity applied to the principal face of the semiconductor chip 1 or a photosensitive film of low elasticity laminated on the principal face 25 of the semiconductor chip 1, and is given a film

thickness of about 0.005 to 0.15 mm, preferably about 0.01 to 0.1 mm, or more preferably about 0.02 to 0.1 mm. On the other hand, the longitudinal x transverse size of this elastomer 2 is equal to those of the 5 semiconductor chip 1.

The elastomer 2 is constructed of a single-layer structure of a high molecular elastomer such as silicone rubber, epoxy, polyimide, urethane or fluorine-contained elastomer, or a laminated structure 10 having two to three laminated layers of such elastomers. This elastomer 2 is formed to damp the stress, as caused due to the difference in the coefficient of thermal expansion between the semiconductor chip 1 and the packaging substrate, and 15 to protect the chip surface, and is given a modulus of elasticity of about 1 to 5,000 MPa, preferably about 1 to 1,000 MPa or more preferably about 1 to 500 MPa.

In the peripheral edge portion of the elastomer 2, there are formed a plurality of through holes 10. 20 These through holes 10 are positioned to correspond to the bonding pads 7 which are formed in the principal face of the semiconductor chip 1. In other words, the through holes 10 are formed just over the corresponding bonding pads 7, and the Au bumps 8 are arranged in 25 the through holes 10.

The insulating tape 3, as arranged over the elastomer 2, is made of a resin such as polyimide, glass epoxy or polyester and is given a thickness of about 0.05 to 0.125 mm and a longitudinal x transverse size equal to that of the semiconductor chip 1. This insulating tape 3 is jointed by means of an adhesive to the upper face of the elastomer 2. The wires 4, as formed on one face of the insulating tape 3, are formed by etching an electrolytic copper foil (or 10 rolled copper foil) adhered to the insulating tape 3, and is plated with Au/Ni, for example, on the surfaces of their two end portions.

Fig. 4 is a perspective view showing the upper face of the insulating tape 3, and Fig. 5 is a 15 perspective view showing the lower face. In the peripheral edge portion of the insulating tape 3, as shown in Fig. 4, there are formed a plurality of openings 9a. These openings 9a are positioned to correspond to the bonding pads 7 of the semiconductor chip 1 and the through holes 10 of the elastomer 2. In the central portion of the insulating tape 3, on the other hand, there are formed the same number of openings 9b as that of the openings 9a. The openings 9b are arranged longitudinally and transversely in a 20 grid shape. As shown in Fig. 5, there are formed in

the lower face of the insulating tape 3 the same number of wires 4 as that of the openings 9a and 9b. Each wire 4 is extended at its one end portion into the corresponding opening 9a and at its other end portion into the corresponding opening 9b.

5 As shown in Figs. 1 and 2, the one-end portions of the wires 4 are electrically connected with the Au bumps 8 through the through holes 10 formed in the elastomer 2. The through holes 10 are filled therein 10 with a sealer 11 for protecting the connected portions between the wires 4 and the Au bumps 8. This sealer 11 is made of an epoxy resin, for example. With the other end portions of the individual wires 4, on the other hand, there are electrically connected the 15 spherical solder bumps 5. These solder bumps 5 are made of a Pb-Sn eutectic alloy, a solder of high melting point or an Au-plated Ni alloy and are given a diameter of about 0.25 to 0.7 mm.

20 The CSP thus far described may be packaged in a flip-chip over the printed-circuit board by temporarily fixing, as shown in Fig. 3, the solder 25 bumps 5 on foot prints (or electrodes) 411 of the printed-circuit board 40 by means of a solder paste or flux and subsequently by causing the solder bumps 5 to reflow in a heating furnace.

Since the CSP of the aforementioned embodiment has the elastomer 2 sandwiched between the semiconductor chip 1 and the solder bumps 5, the stress, as generated due to the difference in the 5 thermal expansion coefficient between the semiconductor chip 1 and the printed-circuit board 40, can be damped and absorbed by the elastic deformation of the elastomer 2. This prolongs the temperature cycle lifetime of the solder bumps 5 so that the 10 connection reliability between the CSP and the printed-circuit board 40 can be ensured for a long time. As a result, the printed-circuit board 40 for packaging the CSP of this embodiment need not be made of such an expensive material as is designed to have a 15 coefficient of thermal expansion approximate that of the semiconductor chip 1 but can be made of an inexpensive material (e.g., a glass epoxy resin) having a higher thermal expansion coefficient than that of the semiconductor chip 1.

20 In the CSP of this embodiment, moreover, the elastomer 2 is formed over the principal face of the semiconductor chip 1, and the insulating tape 3 is jointed to the upper face of the elastomer 2, so that the elastomer 2 and the insulating tape 3 function as 25 protective layers for protecting the principal face of

the semiconductor chip 1. Thus, the semiconductor chip 1 need not be provided on its principal face with a separate protective layer of a polyimide resin or an epoxy resin but can be packaged as it is over the 5 printed-circuit board 40.

Next, a process for manufacturing the CSP thus constructed will be described in the order of steps with reference to Figs. 6 to 18. Fig. 6 is a top plan view showing the entirety of a semiconductor wafer, 10 and Figs. 7 to 18 are sections taken along line A - A' of Fig. 6.

First of all, there is provided a semiconductor wafer 50A which is made of single crystalline silicon, as shown in Figs. 6 and 7. In each chip area 1A of 15 the principal face of the semiconductor wafer 50A, there is formed in advance a not-shown LSI by the well-known wafer process in which an oxidation, an ion implantation, a diffusion, an insulated film deposition, a conductive film deposition and a 20 photolithography are combined. Moreover, the passivation film 6 at the peripheral edge portion of each chip area 1A is opened to expose a portion of the uppermost layer wires to the outside thereby to form the bonding pads 7. This uppermost layer wires are 25 made of an Al alloy film, for example.

Next, as shown in Fig. 8, the Au bumps 8 are connected to the upper faces of the bonding pads 7 of each chip area 1A. The connections of the Au bumps 8 are performed by the ball bonding method of working 5 the leading ends of Au wires into balls.

Next, as shown in Fig. 9, the elastomer 2 is formed by spin-coating (or laminating by means of an adhesive) the photosensitive resist (or film) of low elasticity to the principal face of the semiconductor 10 wafer 50A. Next, as shown in Fig. 10, a photo mask 20 is used to expose a predetermined area of the elastomer 2 selectively, and the elastomer 2 is developed to form the through holes 10 just over the bonding pads 7, as shown in Fig. 11, thereby to expose 15 the Au bumps 8. Here, the through holes 10 can also be formed by using the method of irradiating the elastomer 2 with a laser beam having a fine spot diameter.

Next, as shown in Fig. 12, the insulating tape 3 20 is adhered to the upper face of the elastomer 2 by means of an adhesive. At this time, the openings 9a of the insulating tape 3 and the one-end portions of the wires 4 are accurately positioned over the through 25 holes 10 of the elastomer 2. In order to ensure the close contact between the elastomer 2 and the insulat-

ing tape 3, moreover, the insulating tape 3 is applied to the upper face of the elastomer 2 to bury the wires 4 in the elastomer 2 thereby to hold the upper face of the wires 4 and the upper face of the elastomer 2 at a 5 substantially identical level.

Next, as shown in Fig. 13, the wires 4 and the Au bumps 8 are electrically connected by applying a bonding tool 21, which has been heated to about 500 °C, to one end portion of the wire 4 through the opening 10 9a of the insulating tape 3. After this, as shown in Fig. 14, the sealer 11 is poured into the through holes 10 of the elastomer 2 through the openings 9a of the insulating tape 3 and is then thermally set.

Next, as shown in Fig. 15, the solder bumps 5 are 15 connected to the other end portions of the wires 4, as exposed to the insides of the openings 9b of the insulating tape 3. In order to connect the solder bumps 5 and wires 4, the solder bumps 5, which have been shaped into spherical shapes, are temporarily 20 soldered to the surfaces of the wires 4 by means of a solder paste or flux and are then made to reflow in a heating furnace.

Next, the chip area 1A is tested (for the electric characteristics and the burn-in) in this 25 state. For this testing, there is provided a test jig

17 which has a thin film shape, as shown in Fig. 16. This test jig 17 is constructed to have substantially the same size as that of the semiconductor wafer 50A and has a number of probes 18 on its one face. As 5 shown in Fig. 17, the testing is performed to apply the probes 18 of the test jig 17 to the solder bumps 5 of the chip area 1A thereby to select between the non-defective chip area 1A and the defective chip area 1A.

Next, as shown in Fig. 18, a dicing tape 22 is 10 adhered to the back face of the semiconductor wafer 50A. After this, the boundary (or scribe lines) of each chip area 1A is diced and divided into the semiconductor chip 1 so that the aforementioned CSP shown in Figs. 1 and 2 is completed. Fig. 19 is an 15 entire flow chart of the process for manufacturing the CSP.

Thus, in the process for manufacturing the CSP of this embodiment, all the steps to connect the Au bumps 8 to the upper faces of the bonding pads 7 of the chip 20 area 1A and to test the solder bumps 5, as connected with the wires 4 of the insulating tape 3, by applying the probe 18 to the solder bumps 5 are performed in the wafer process (i.e., the so-called "pre-process"). After this, the semiconductor wafer 50A is diced to 25 produce the semiconductor chip 1 of the CSP structure

from the chip area 1A. Specifically, this semiconductor chip 1 is covered at its principal face with the elastomer 2 and the insulating tape 3 at the time of dicing the semiconductor wafer 50A and is 5 divided by selection into the non-defective products and the defective products. As a result, the semiconductor chip 1 can be packaged as it is as the CSP over the printed-circuit board 40. This substantially eliminates such packaging process (or 10 the so-called "post-process") of the semiconductor chip 1 as has been performed in the prior art after the dicing of the semiconductor wafer 50A.

Here in the CSP shown in Figs. 1 and 2, the wires 4 are arranged on the lower face side of the 15 insulating tape 3 which is adhered to the upper face of the elastomer 2 but may be arranged on the upper face side of the insulating tape 3, for example, as shown in Fig. 20. Thus, the contact area between the elastomer 2 and the insulating tape 3 is enlarged to 20 improve their contact thereby to eliminate the works for burying the wires 4 in the elastomer 2. In this modification, the surfaces of the wires 4 excepting the areas (or terminal portions), with which the solder bumps 5 are connected, are coated with a solder resist 25 16.

In another mode of the CSP, moreover, the insulating tape 3 having a modulus of elasticity capable of damping the stress to be generated between the chips and the substrate may be adhered directly to the principal face of the semiconductor chip 1, as in Fig. 21. In this case, the elastomer 2 can be eliminated to reduce the numbers of parts of and manufacture steps of the CSP. Since the elastomer 2 is not used, moreover, the flatness of the principal face of the semiconductor chip 1 is accordingly improved to reduce the dispersion in the height of the solder bumps 5 to be connected with the wires 4 thereby to further improve the connection reliability between the CSP and the printed-circuit board 40.

In place of the means for using the insulating tape 3 having the wires 4, the wires 4 may be formed directly over the surface of the elastomer 2, for example, as shown in Fig. 22. In order to form the wires 4, the elastomer 2 is formed over the principal face of the semiconductor chip 1 by the aforementioned method, for example, and a metal film is then deposited over the surface of the elastomer 2 by the electroless plating or deposition method. Next, the metal film is patterned by using the photolithography technique. In this case, too, the numbers of the

parts of and manufacture steps of the CSP can be reduced as in the foregoing mode, and the flatness of the chip surface can be improved.

In still another mode of the CSP, the Au bumps 8 to be connected on the bonding pads 7 may be given a multistage structure, for example, as shown in Fig.

23. Then, the diameter of the Au bumps 8 in the height direction can be effectively increased to give a stress absorbing ability of some extent to the Au 10 bumps 8 themselves.

In still another mode of the CSP, as shown in Fig. 24 (presenting a perspective view) and Fig. 25 (presenting a section), the surface of the elastomer 2 (and/or the insulating tape 3) may be undulated to 15 make the wires 4 extendible. Then, a portion of the stress to be applied to the solder bumps 5 can be damped and absorbed by the extension/contraction of the wires 4 thereby to further improve the connection reliability between the CSP and the printed-circuit 20 board 40.

Embodiment 2

Fig. 26 is a perspective view showing a CSP according to this embodiment, and Fig. 27 is a section of this CSP.

25 In the CSP of this embodiment, the principal face

of the semiconductor chip 1 is coated with the elastomer 2, and wires 12 are formed over the upper face of the elastomer 2. This elastomer 2 is made of a photosensitive resist (or film) of low elasticity 5 similar to that employed in the foregoing Embodiment 1, and the wires 12 formed over the upper face of the elastomer 2 are electrically connected at their one-end portions with the bonding pads 7 of the semiconductor chip 1 through through holes 13 formed 10 in the elastomer 2. The other end portions of the wires 12 are connected to the solder bumps 5 similar to those of the Embodiment 1. Here, the bonding pads 7 are arranged not in the peripheral edge portion of the principal face of the semiconductor chip 1 but, 15 like the solder bumps 5, in a grid shape in the central portion of the principal face of the semiconductor chip 1.

As shown in Fig. 26, the wires 12 over the upper face of the elastomer 2 are not in a straight pattern 20 but in an arcuate pattern in their paths from the through holes 13 to the terminal portions (with which the solder bumps 5 are connected). As shown in Fig. 27, moreover, the wires 12 are coated, on their surfaces excepting the terminal portions, with the 25 solder resist 16. Still moreover, the semiconductor

chip 1 is coated on its side faces with the sealer 14 of an epoxy resin so that a foreign substance such as moisture is hard to enter the chip inside from the outside through the side faces.

5 According to the CSP of this embodiment in which the wires 12 over the upper face of the elastomer 2 are given the arcuate pattern, the stress to be generated between the chip and the substrate is absorbed and damped not by the elastic deformation of
10 the elastomer 2 but also the extension/contraction of the wires 12 so that the connection reliability between the CSP and the substrate is further improved. Since the wires 12 are given the stress absorbing ability, moreover, the connection reliability between
15 the CSP and the substrate can be ensured even if the elastomer 2 is thinned (to have a lower stress absorbing ability), so that a thin CSP can be realized.

In the CSP of this embodiment thus constructed,
20 the Au bumps 8 are not bonded to the upper faces of the bonding pads 7 of the semiconductor chip 1 so that no strong impact is applied to the bonding pads 7 in the course of the manufacture process. This makes it possible to arrange the bonding pads 7 in any area of
25 the principal face of the semiconductor chip 1

including the element forming area. Since no consideration need be given to the height of the Au bumps 8 when the elastomer 2 is to be formed over the principal face of the semiconductor chip 1, moreover, 5 the elastomer 2 can be easily made thin.

Here, the wires 12 can take not only the arcuate pattern, as shown at (a) in Fig. 28, but also any curved pattern such as an S-shaped pattern, as shown at (b) in Fig. 28, or an L-shaped pattern, as shown at 10 (c) in Fig. 28. If the wires 12 are formed at their curved portions of a plurality of fine wiring patterns, as shown at (d) in Fig. 28, the 15 extendibility of the curved portions is further improved, and the wiring resistance is reduced. Even if one wire is broken, moreover, the conduction can be retained through the remaining wires. When the adjoining fine wires are then connected at some points into a mesh pattern, still moreover, the increase in the wiring resistance can be minimized even if the 20 fine wires are broken at one point.

Next, a process for manufacturing the CSP of this embodiment will be described in the order of its steps with reference to Figs. 29 to 38. Fig. 29 is a top plan view showing the entirety of the semiconductor 25 wafer, and Figs. 30 and 31 are sections showing about

one chip area of the semiconductor wafer.

First of all, there is provided a semiconductor wafer 50B which is made of single crystalline silicon, as shown in Fig. 29. In each chip area 1B of the principal face of the semiconductor wafer 50B, there is formed in advance a not-shown LSI. At the central portion of each chip area 1B, moreover, there are formed in a grid shape a plurality of bonding pads 7 which are made of an Al alloy film, for example.

Next, as shown in Fig. 30, the elastomer 2 is formed by spin-coating (or laminating by means of an adhesive) the photosensitive resist (or film) of low elasticity to the principal face of the semiconductor wafer 50B. After this, as shown in Fig. 31, the boundary (or scribe lines) between back face side of the semiconductor wafer 50B and the chip area 1B is etched to form slits 15 reaching the elastomer 2. Next, the insides of the slits 15 are charged with a sealer 14 from the back face side thereby to insulate the adjoining chip areas 1B electrically. This sealer 14 acts as a protective layer for the side faces of the semiconductor chip 1 after the chip areas 1B are diced and divided at a subsequent step into semiconductor chips 1.

As shown in Fig. 32, a photo mask 25 is used to

expose a predetermined area of the elastomer 2 selectively, and the elastomer 2 is developed to form the through holes 13, as shown in Fig. 33, thereby to expose the bonding pads 7. If the elastomer 2 in the 5 vicinity of the scribe lines is removed together, the final step of dicing is facilitated.

Next, as shown in Fig. 34, a plated layer 12A of Au or Cu is deposited on the surface of the elastomer 2 including the insides of the through holes 13 and is 10 then patterned by the etching treatment using a photoresist film as the mask to form the wires 12 which are connected at their one-end portions with the bonding pads 7 and extended at their other end portions over the upper face of the elastomer 2 15 through the through holes 13, as shown in Fig. 35. At this time, the wires 12 over the upper face of the elastomer 2 are formed in the curved patterns, as shown in Fig. 26 or 28.

Next, as shown in Fig. 36, the surface of the 20 elastomer 2 including the insides of the through holes 13 is coated with the solder resist 16 so that the surfaces of the wires 12 excepting the terminal portions, with which the solder bumps 5 are connected, are coated with the solder resist 16. On the other 25 hand, the solder resist 16, as buried in the through

holes 13, functions as a sealer for protecting the connection portions between the bonding pads 7 and the wires 12.

Next, as shown in Fig. 37, the solder bumps 5 are 5 connected to the end portions of the wires 12. In order to connect the solder bump 5, the solder bumps 5, which have been shaped into spherical shapes, as in the foregoing Embodiment 1, may be temporarily soldered to the wires 12 by means of a solder paste or 10 flux and then made to reflow in a heating furnace.

Next, the testing (for the electric characteristics and the burn-in) is performed in this state to select between the non-defective chip area 1B and the defective chip area 1B. After this, as shown 15 in Fig. 38, the dicing tape 22 is adhered to the back face of the semiconductor wafer 50B, and the boundary (or scribe lines) of each chip area 1B is diced and divided into the semiconductor chip 1 so that the CSP of this embodiment is completed.

Here, in the CSP shown in Figs. 26 and 27, the 20 through holes 13 are arranged just over the bonding pads 7. As shown in Fig. 39, however, the through holes 13 may be arranged in areas apart from the bonding pads 7 so that wires 19 formed over the 25 surface protecting film (or passivation film) 6 may be

lead from the bonding pads 7 to the through holes 13. In place of the means for forming the wires 19 over the surface protecting film 6, on the other hand, the through holes 13 may be formed in the elastomer 2 and 5 the surface protecting film 6 apart from the bonding pads 7, as shown in Fig. 40, so that wires 23, as formed of the conductive film (e.g., an Al alloy film) belonging to the same layer as the bonding pads 7, may be lead to the through holes 13. Here in these modes, 10 as in the Embodiment 1, there can be employed the semiconductor chip 1 in which the bonding pads 7 are arranged in the peripheral edge portion.

In another mode of the CSP, moreover, slits 27 may be formed in the elastomer 2 near the terminal 15 portions to be connected with the solder bumps 5, as shown in Fig. 41 (presenting a top plan view) and Fig. 42 (presenting a section). Thus, the elastomer 2 in the vicinity of the terminals portions is made liable to elastically deform by the extension/contraction of 20 the slits 27 so that the stress to be applied to the solder bumps 5 can be further reduced. At this time, the slits 27 are paired across each terminal portion, as shown, such that one of them is arranged at the center side of the chip whereas the other is arranged 25 at the opposite side. Moreover, the longitudinal

direction of each slit 27 is oriented to intersect the direction joining the terminal portion and the center portion of the semiconductor chip 1 at a right angle.

Thus, it is possible to effectively damp the stress

5 component which is caused by the expansion and shrinkage of the semiconductor chip 1 in the direction joining the terminal portion and the chip center portion.

In the case of the CSP in which an insulating 10 tape 30 is laminated on the upper face of the elastomer 2, as shown in Fig. 43, wires 33, as formed over the insulating tape 30, may be formed in the curved pattern, as shown in Fig. 28.

The CSP shown in Fig. 43 is manufactured by the 15 following process, for example. First of all, as shown in Fig. 44, the Au bumps 8 are connected to the upper faces of the bonding pads 7 of the semiconductor wafer 50B. After this, the elastomer 2 is spin-coated (or laminated with an adhesive) to the principal face 20 of the semiconductor wafer 50B. Independently of this, there is provided the insulating tape 30, as shown in Fig. 45. The wires 33, as formed over one face (or upper face) of the insulating tape 30, are connected at their one-end portions with through holes 25 31 which are opened in the insulating tape 30. In the

insides of these through holes 31, moreover, there is formed a plated layer 32 which is partially protruded to the lower face side of the insulating tape 30. The wires 33 are coated, on their surfaces excepting the 5 areas (or terminal portions) with which the solder bumps 5 are connected at a later step, with the solder resist 16.

Next, as shown in Fig. 46, the insulating tape 30 is laminated on the upper face of the elastomer 2 by 10 means of an adhesive to electrically connect the Au bumps 8 over the bonding pads 7 and the plated layer 32 in the through holes 31. After this, as shown in Fig. 47, the solder bumps 5 are connected with the one-end portions (or terminal portions) of the wires 15 33 formed over the upper face of the insulating tape 30.

Next, the testing (for the electric characteristics and the burn-in) is performed in this state. After this, as shown in Fig. 48, the dicing 20 tape 22 is adhered to the back face of the semiconductor wafer 50B. Next, the boundary (or scribe lines) of each chip area 1B is diced and divided into a plurality of semiconductor chips 1 to manufacture the CSP shown in Fig. 43.

25 In another mode of the CSP, as shown in at (a) in

Fig. 49, slits 34 may be formed in the elastomer 2 at the boundary of the chip area 1B and charged therein with a sealer 35 made of a harder resin than that of the elastomer 2. As shown at (b) in Fig. 49, the 5 sealer 35 functions as the protective layer for the side faces of the semiconductor chip 1 after the boundary of the chip area 1B was diced. Because made harder than the elastomer 2, the sealer 35 also has a function to prevent the elastomer 2 from being 10 excessively deformed at the dicing time.

In still another mode of the CSP, as shown at (a) in Fig. 50, the slits 34 may be made so deep that their bottoms may reach the inside of the semiconductor wafer 50B. Then, it is possible to enhance the function of the sealer 35 to protect the side faces of the semiconductor chip 1. At this time, the sealer 35 is made hard (as shown at (b) in Fig. 50) to leave the side faces of the semiconductor chip 1 by etching the semiconductor wafer 50B anisotropically to give the slits 34 a larger diameter at their bottom portions than that in the vicinity of the wafer surface.

In still another mode of the CSP, as shown at (a) in Fig. 51, the slits 34 may be formed in the semiconductor wafer 50B at the boundary of the chip

area 1B. After this, as shown at (b) in Fig. 51, the elastomer 2 may be applied to the principal face of the semiconductor wafer 50B including the insides of the slits 34. Then, the elastomer 2 can be utilized 5 as the layer for protecting the side faces of the semiconductor chip 1, as shown at (c) in Fig. 51, thereby to eliminate the step of charging the insides of the slits 34 with a sealer of a resin.

In still another mode of the CSP, as shown in 10 Fig. 52, the wires 12, as formed over the upper face of the elastomer or over one face of the insulating tape, may be used at least partially as a fuse 36. Then, the defective chip area, where a defect of short 15 circuit is found out by the electric characteristic test, can be eliminated by blowing the fuse 36, as formed in the defective chip area, before or during the burn-in.

In place of the aforementioned means for utilizing the wires 12 as the fuse 36, moreover, the 20 conduction pins of the tester or the burn-in device can be kept away from the contact with the solder bumps 5 thereby to eliminate the defective chip area 1B, either by scraping off the solder bumps 5 of the chip area 1B, of which the defect of a short circuit 25 is found out by the electric characteristic test, as

shown in Fig. 53, or by coating the surfaces of the be of the chip area 1B, as found out defective, with an insulating layer 37 of a resin, as shown in Fig. 54.

Fig. 55 shows a mode, in which the wires 12 formed over the elastomer 2 are oriented to intersect at a right angle the direction joining the solder bumps 5 connected with the wires 12 and the center of the semiconductor chip 1 and in which the wires 12 arranged in the peripheral edge portion of the semiconductor chip 1 are longer than the wires 12 arranged at the central portion of the semiconductor chip 1. Then, the stress to be applied to the solder bumps 5 due to the relative positional displacement between the solder bumps 5 and the wires 12 is homogenized to equalize the connection lifetimes of the solder bumps 5 all over the chip thereby to improve the connection reliability of the solder bumps 5.

In this mode, the wires 12 need not always have the straight pattern, but, as in Fig. 56, their components, as taken in the direction perpendicular to the chip center direction, may become longer, when accumulated, in proportion to the distance from the chip center.

Although our invention has been specifically

described on the basis of its embodiments, it should not be limited thereto but can naturally be modified in various manners without departing from the gist thereof.

5 As shown in Fig. 57, for example, the wires 12 to be formed over the elastomer 2 jointed to the principal face of the semiconductor chip 1 may be made to have a multi-layered structure. In this modification, moreover, the wires 12 for the power supply and the wires 12 for the signals may be arranged in the different layers of the elastomer 2 so as to reduce the noises. When the insulating tape 3 is jointed to the upper face of the elastomer 2, moreover, an insulating tape 3 with the wires 33 formed on its two faces, may be used as shown in Fig. 58.

INDUSTRIAL APPLICABILITY

According to the invention, it is possible to manufacture at a low cost the CSP which can, by using the elastic deformation of the elastomer or the extension/contraction of the wires, damp and absorb the stress to be applied to the bump electrodes due to the difference in the coefficient of thermal expansion between the semiconductor chip and the substrate.

This makes it possible to provide a CSP which is suitably used in a small, light-weight electronic device such as a portable information terminal device including a portable telephone, PDA and HPC.

5

CONFIDENTIAL

CLAIMS

1. A semiconductor device characterized: in that an elastomer layer is formed over a plurality of semiconductor elements and bonding pads, which are formed over a plurality of chip areas of the principal face of a semiconductor wafer; and in that bump electrodes are electrically connected at their one-end portions with said bonding pads through through holes opened in said elastomer and at their other end portions with wires arranged over said elastomer layer.

2. A chip size package type semiconductor device comprising semiconductor chips obtained by dividing the chip area of said semiconductor wafer as set forth in Claim 1.

3. A semiconductor device as set forth in Claim 2, characterized in that a protective layer is formed on the side faces of said semiconductor chip.

4. A semiconductor device as set forth in Claim 1, characterized: in that said wires are formed over one face of an insulating tape jointed to the upper face of said elastomer layer; and in that said wires and said bonding pads are electrically connected through Au bumps jointed over said bonding pads.

5. A semiconductor device as set forth in Claim 4, characterized in that a plurality of stages of Au bumps are jointed to the upper faces of said bonding pads.

5 6. A semiconductor device as set forth in Claim 4, characterized in that said Au bumps are sealed with a resin filled in the through holes of said elastomer layer.

10 7. A semiconductor device as set forth in Claim 1, characterized in that said elastomer layer is made of either a photosensitive resist applied to the principal face of said semiconductor wafer or a photosensitive film adhered to the principal face of said semiconductor wafer.

15 8. A semiconductor device as set forth in Claim 1, characterized in that said elastomer layer has a modulus of elasticity of 1 to 5,000 MPa.

9. A semiconductor device as set forth in Claim 1, characterized in that said elastomer layer has a modulus of elasticity of 1 to 1,000 MPa.

20 10. A semiconductor device as set forth in Claim 1, characterized in that said elastomer layer has a modulus of elasticity of about 1 to 500 MPa.

11. A semiconductor device as set forth in Claim 1, 25 characterized in that said elastomer layer has a film

thickness of 0.005 to 0.15 mm.

12. A semiconductor device as set forth in Claim 1,
characterized in that said elastomer layer has a film
thickness of 0.01 to 0.1 mm.

5 13. A semiconductor device as set forth in Claim 1,
characterized in that said elastomer layer has a film
thickness of 0.02 to 0.1 mm.

10 14. A semiconductor device as set forth in Claim 1,
characterized in that said bump electrodes have a
spacing larger than that of said bonding pads.

15. A semiconductor device as set forth in Claim 1,
characterized in that said elastomer layer has an
undulated surface.

15. characterized in that said elastomer layer in the
vicinity of said bump electrodes have slits.

20 17. A semiconductor device as set forth in Claim 1,
characterized in that the wires arranged over said
elastomer layer are formed at least partially to have
a curved pattern.

18. A semiconductor device as set forth in Claim 1,
characterized in that the wires arranged over said
elastomer layer are formed at least partially to have
a plurality of wires.

25 19. A semiconductor device as set forth in Claim 1,

characterized: in that the wires arranged over said elastomer layer are oriented at a right angle with respect to the direction joining the bump electrodes connected with said wires and the center of said chip area; and in that the wires arranged at the peripheral edge portion of said chip area are longer than the wires arranged at the center portion of said chip area.

20. A process for manufacturing a semiconductor

10 device, comprising:

(a) forming an elastomer layer over a plurality of semiconductor elements and bonding pads, which are formed in a plurality of chip areas of the principal face of a semiconductor wafer;

15 (b) forming through holes over said bonding pads or the electrode wires which are electrically connected with said bonding pads, by opening said elastomer layer;

(c) forming wires to be electrically connected at 20 their one-end portions with said bonding pads through said through holes and to be arranged at their other end portions over said elastomer layer; and

(d) connecting bump electrodes with the other end portions of the wires arranged over said elastomer

25 layer.

21. A process for manufacturing a semiconductor device, comprising:

(a) forming an elastomer layer over a plurality of semiconductor elements and bonding pads, which are

5 formed in a plurality of chip areas of the principal face of a semiconductor wafer;

(b) forming through holes over said bonding pads or the electrode wires which are electrically connected with said bonding pads, by opening said elastomer

10 layer;

(c) jointing an insulating tape having wires on its one face to the upper face of said elastomer layer to connect the one-end portions of said wires and said bonding pads electrically through said through holes;

15 and

(d) connecting bump electrodes with the other end portions of the wires arranged over said elastomer layer.

22. A semiconductor device manufacturing process as

20 set forth in Claim 20 or 21, further comprising:

dicing and dividing the chip areas of said semiconductor wafer into semiconductor chips.

23. A semiconductor device manufacturing process as

set forth in Claim 22, further comprising: making a

25 test prior to dicing and dividing said chip areas into

said semiconductor chips, to classify said plurality of chip areas into non-defective and defective ones.

24. A semiconductor device manufacturing process as set forth in Claim 22, further comprising: forming a
5 fuse using at least a portion of the wires arranged over said elastomer layer, to blow the fuse of the chip areas which are determined to be defective by said testing.

25. A semiconductor device manufacturing process as set forth in Claim 20 or 21, further comprising:
10 forming slits in the principal face or back face of said semiconductor wafer at the boundary of said chip areas, and forming protective layers in said slits.

26. A process for manufacturing a semiconductor device, comprising:
15 (a) forming a plurality of semiconductor elements and a plurality of bonding pads over the individual principal planes of a plurality of chip areas defined by scribe lines;
20 (b) forming an elastomer layer over the principal faces of said plurality of chip areas;
(c) forming through holes in said elastomer layer at positions, as corresponding to said plurality of bonding pads, individually in said plurality of chip
25 areas;

PCT/US2002/028000

(d) forming such conductive layers individually in said plurality of chip areas which are formed at their one-end portions over said elastomer layer and connected at their other end portions with the

5 corresponding ones of said bonding pads through said through holes;

(e) forming bump electrodes individually in said plurality of chip areas which are connected with the one-end portions of said conductive layers; and

10 (f) cutting said semiconductor wafer along said scribe lines to form over its principal face a plurality of semiconductor chips having said elastomer layers, said conductive layers and said bump electrodes.

15 27. A semiconductor device manufacturing process as set forth in Claim 26, characterized: in that said elastomer layer is formed of a photosensitive film; and in that said through holes are formed by the photolithography technique and the etching technique.

20 28. A semiconductor device manufacturing process as set forth in Claim 26, characterized in that the step (d) of forming said conductive layers includes: forming Au bump electrodes over said bonding pads; and forming a wiring layer over said Au bump electrodes.

25 29. A semiconductor device manufacturing process as

set forth in Claim 26, characterized in that the step

(d) of forming said conductive layers includes:

forming a metal layer all over the surface of said
elastomer layer including the insides of said through

5 holes; and forming a wiring layer by patterning said
metal layer.

ABSTRACT

A chip size package in which an elastomer of low elasticity for damping and absorbing a stress, as might otherwise be concentrated on bump electrodes, is formed over the principal face of a semiconductor chip and in which wires connected with bonding pads are led out to the upper face of the elastomer through through holes formed in the elastomer and are connected at their one-end portions with the bump electrodes. On the other hand, the wires, as led out to the upper face of the elastomer are formed in a curved pattern so that the stress to be concentrated on the bump electrodes may be absorbed and damped by the extension and contraction of not only the elastomer but also the wires.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5





FIG. 6



09/530490

6/37

FIG. 7





FIG. 8



09/530490

7/37

FIG. 9




FIG. 10




FIG. 11





FIG. 12



09/530490

9 / 37

FIG. 13




FIG. 14




FIG. 15





FIG. 16



09/530490

11 / 37

FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25





FIG. 26



09/530490

17 / 37






FIG. 27

FIG. 28


(a)



(b)



(c)



(d)




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35




FIG. 36




FIG. 37





FIG. 38



09/530490

25/37

FIG. 39




FIG. 40




FIG. 41




FIG. 42




FIG. 43




FIG. 44




FIG. 45




FIG. 46




FIG. 47




FIG. 48





FIG. 49

(a)



(b)





FIG. 50

(a)



(b)






FIG. 51

(a)



(b)



(c)




FIG. 52




FIG. 53





FIG. 54



09/530490

35/37

FIG. 55




FIG. 56




FIG. 57





FIG. 58



Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

上記発明の明細書（下記の欄で×印がついていない場合は、本書に添付）は、

The specification of which is attached hereto unless the following box is checked:

____月____日に提出され、米国出願番号または特許協定条約
国際出願番号を_____とし、
(該当する場合)_____に訂正されました。

was filed on 30/October/1997
as United States Application Number or
PCT International Application Number
PCT/JP97/03969 and was amended on
_____ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基き下記の、米国以外の国の中なくとも一ヵ国を指定している特許協力条約365(a)項に基く国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示している。

Prior Foreign Application(s)

外国での先行出願

(Number) (番号)	(Country) (国名)	(Day/Month/Year Filed) (出願年月日)	<input type="checkbox"/>
(Number) (番号)	(Country) (国名)	(Day/Month/Year Filed) (出願年月日)	<input type="checkbox"/>

私は、第35編米国法典119条(e)項に基いて下記の米国特許出願規定に記載された権利をここに主張いたします。

(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------

私は、下記の米国法典第35編120条に基いて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基く権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

(Application No.) (出願番号)	(Filing Date) (出願日)
(Application No.) (出願番号)	(Filing Date) (出願日)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じるところに基く表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われるなどを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed
優先権主張なし

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of application.

(Status: Patented, Pending, Abandoned) (現況:特許許可済、係属中、放棄済)
(Status: Patented, Pending, Abandoned) (現況:特許許可済、係属中、放棄済)

Knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Japanese Language Declaration (日本語宣言書)

委任状： 私は下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。（弁護士、または代理人の氏名及び登録番号を明記のこと）

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

Thomas E. Beall, Jr., Reg. No.22,410 ; John R. Mattingly, Reg. No.30,293 ; Daniel J. Stanger, Reg. No.32,846 ; Shrinath Malur, Reg. No.34,663 ; Gene W. Stockman, Reg. No. 21,021 ; Jeffrey ; M. Ketchum, Reg. No.31,174 ; Scott W. Brickner, Reg. No.34553.

書類送付先

Send Correspondence to:

BEALL LAW OFFICES

104 East Hume Avenue

Alexandria, Virginia 22301

直接電話連絡先：(氏名及び電話番号)

Direct Telephone Calls to: (name and telephone number)

(703) 684-1120

唯一または第一発明者		Full name of sole or first inventor	
1-00		Toshio MIYAMOTO	
発明者の署名	日付	Inventor's signature	Date
		Toshio Miyamoto	21/February/2000
住所	Residence		
		Kokubunji, Japan	
国籍	Citizenship		
		Japan	
私書箱	Post Office Address		
		c/o Hitachi, Ltd., Intellectual Property Group	
		New Marunouchi Bldg. 5-1, Marunouchi 1-chome,	
		Chiyoda-ku, Tokyo 100-8220, Japan	

(第二以降の共同発明者についても同様に記載し、署名をすること)
(Supply similar information and signature for second and subsequent joint inventors.)

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

第二共同発明者	2-00	Full name of second joint inventor, if any Ichiro ANJO
第二共同発明者の署名	日付	Second inventor's signature Date <i>Ichiro Anjo</i> 21/February/2000
住所		Residence JPX Koganei, Japan
国籍		Citizenship Japan
私書箱		Post Office Address c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan
第三共同発明者	3-00	Full name of third joint inventor, if any Junichi ARITA
第三共同発明者の署名	日付	Third inventor's signature Date <i>Junichi Arita</i> 21/February/2000
住所		Residence JPX Musashimurayama, Japan
国籍		Citizenship Japan
私書箱		Post Office Address c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan
第四共同発明者	4-00	Full name of fourth joint inventor, if any Shuji EGUCHI
第四共同発明者の署名	日付	Fourth inventor's signature Date <i>Shuji Eguchi</i> 23/February/2000
住所		Residence JPX Tokai, Japan
国籍		Citizenship Japan
私書箱		Post Office Address c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan
第五共同発明者	5-00	Full name of fifth joint inventor, if any Makoto KITANO
第五共同発明者の署名	日付	Fifth inventor's signature Date <i>Makoto Kitano</i> 25/Febr/2000
住所		Residence JPX Tsuchiura, Japan
国籍		Citizenship Japan
私書箱		Post Office Address c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan

(第六以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for sixth and subsequent joint inventors.)

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

第六共同発明者	6-00	Full name of sixth joint inventor, if any Masaharu KUBO
第六共同発明者の署名	日付	Sixth inventor's signature Date <i>Masaharu Kubo</i> 21/Feb./2000
住所		Residence Hachiouji, Japan JPX
国籍		Citizenship Japan
私書箱		Post Office Address c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan
第七共同発明者	7-00	Full name of seventh joint inventor, if any Takeshi MUNAKATA
第七共同発明者の署名	日付	Seventh inventor's signature Date <i>Takeshi Munakata</i> 13/March/2000
住所		Residence Tokyo, Japan JPX
国籍		Citizenship Japan
私書箱		Post Office Address c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan
第八共同発明者	8-00	Full name of eighth joint inventor, if any Takuya FUKUDA
第八共同発明者の署名	日付	Eighth inventor's signature Date <i>Takuya Fukuda</i> 23/March/2000
住所		Residence Kodaira, Japan JPX
国籍		Citizenship Japan
私書箱		Post Office Address c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan
第九共同発明者		Full name of ninth joint inventor, if any
第九共同発明者の署名	日付	Ninth inventor's signature Date
住所		Residence
国籍		Citizenship
私書箱		Post Office Address

(第十以降の共同発明者についても同様に記載し、署名すること)

(Supply similar information and signature for tenth and subsequent joint inventors.)